Internship Risc-V Matrix - Vector Isa Extension Benchmark-Grenoble H/F CEA
- Grenoble - 38
- Stage
- 6 mois
- Industrie high-tech • Telecom
Les missions du poste
As an intern at the CEA, you will have the opportunity to work within a world-renowned research environment. Our teams consist of passionate and dedicated experts, providing an ideal setting for learning and collaboration. You will have access to state-of-the-art equipment and top-tier research resources to carry out your assignments. The work conducted may potentially lead to a scientific publication.
Internship Description
This internship will take place within a group specializing in the design of energy-efficient digital integrated circuits. An embedded computing platform based on RISC-V CPUs is available, targeting either bare-metal computing (RV32) or the booting of an embedded operating system (CVA6).
The intern will be responsible for identifying existing open-source matrix/vector ISA extension, installing the best forks (namely 2), including software chain (gcc, linker) and setting up a benchmark test suite adapted to the context of embedded low-energy computation, like EEMBC, data movement compression, error correction, signal processing, convolutions, non-linear activation functions, using vector and matrix computations [1-2],
Preliminary work on the ARA platform done in the lab, will allow the intern to become familiar with the existing setup [3-4].
The primary objective of this internship is to benchmark and analyze the performance of RISC-V vector and matrix ISA extensions. This will involve profiling the performance and resource utilization of different RISC-V implementations with these extensions enabled, using RTL simulators and/or architectural emulators (e.g., QEMU). If time allows, the chosen architectures will be mapped on ASIC technology to include performance evaluation with the impact of back-end non-idealities.
The secondary objective is to investigate potential improvement of the lab's offering in the compute domain.
Conditions
This internship is intended for master (or engineering school) students in their last year. It is possible to base the master's thesis on the subjects treated during the internship.
The student will have a 6-month remunerated stage contract, plus benefits for accommodation in Grenoble and public transportation.
References
[1]
[2]
[3]
[4]
Useful links
https://www.cea.fr/english https://list.cea.fr/en/ https://maps.app.goo.gl/rD6qoGjxWvJuvYHy6
#CEA-List
Le profil recherché
This offer is dedicated to engineering degree / master students looking for an ambitious research-oriented internship. Candidates should have a background in electronic or computer engineering, with solid knowledge of computer architectures and digital design. It is desirable to have familiarity with RISC-V microprocessors or architectural simulators. Knowledge on SystemC, Git data-management, UNIX scripting is a plus.
Les avantages
- Télétravail jusqu’à 3 jours par semaine
- 52 jours de congés/RTT
- Possibilité d’aménagement du temps de travail
- Formation personnalisée
- Restauration d’entreprise
- Offre de transport interne et prise en charge Navigo and co,
- Mutuelle d’entreprise avantageuse
- CE (aides vacances, loisirs, frais de garde, scolarité des enfants etc
Les étapes de recrutement
Les étapes de recrutement peuvent varier selon l'offre à laquelle vous postulez.
-
Dépôt de CV via notre site carrière
-
Préqualification téléphonique
-
Entretiens et évaluation avec manager et RH
-
Négociation salariale et contrat de travail
-
Embauche et intégration
-
CEA en images
Publiée le 29/10/2026 - Réf : 2026-42362